ELEC 5200-001/6200-001 Computer Architecture and Design
Fall 2011, MWF 11AM, Broun 306
Course Syllabus,
Final Grades,
Statistics
Instructor: Vishwani D. Agrawal, James J. Danaher Professor of ECE
Teaching Assistant: Jia Yao, 334-844-1864, B309,
consulting hours: WF 9:00-11:00AM.
EXAM SCHEDULE:
Test 1, Wednesday, 9/21/11, 11:00-11:50AM, Broun 306, use of books, notes, etc., permitted,
statistics.
Test 2 (rescheduled), Wednesday, 11/2/11, 11:00-11:50AM, Broun 306, use of books, notes, etc., permitted,
statistics.
Final Exam, Monday, Dec 5, 2011, 12:00-2:30PM, Broun 306, use of books, notes, etc., permitted,
statistics.
PROJECT:
Fall 2011 Project Assignment, Friday, 9/2/11
Class Project Overview by Jia Yao, 9/9/11
Part 1 ISA, report due Friday, 9/16/11
Part 2 Datapath, report due Friday, 9/30/11
Part 3 Datapath Verification, report due Friday, 10/14/11
Part 4 Control Unit, report due Friday, 10/28/11
Part 5 Hardware Implementation and a working processor demo, report due Monday, 11/14/11
INSTRUCTIONS FOR DEMO:
a. Briefly describe what is implemented, what program you will run and what result is expected.
b. Run the program pointing to the functions of the buttons you press. Let the viewer examine the result.
c. Offer to make a change to some parameter to a viewer selected value and rerun the demo.
d. Total duration of demo: FIVE MINUTES.
Project feedback from Fall 2011 class:
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Project feedback from Spring 2011 class:
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Project feedback from Fall 2010 class:
1
2
3
4
5
6
7
8
9
10
11
12
Project feedback from Spring 2010 class:
1
2
3
4
5
6
7
8
9
10
11
Project feedback from Fall 2009 class:
1
2
3
4
5
6
7
Project feedback from Spring 2009 class:
1
2
3
4
5
6
7
8
Project feedback from Fall 2008 class:
1
2
3
4
5
6
7
8
9
10
11
12
13
Project feedback from Spring 2008 class:
1
2
3
4
5
6
7
8
9
Project feedback from Fall 2007 class:
1
2
3
4
5
6
7
8
9
10
11
12
VHDL references and relevant files for Project:
Guest Lecture by V. Nelson: Modeling and Simulating ASIC Designs with VHDL, 8/20/10
VHDL Review (Lecture from Fall 2009)
Modeling for Synthesis (Lecture from Fall 2009)
Overview of VHDL by Prof. Stroud
References on VHDL by Prof. Stroud
Lectures from Prof. Nelson's CAD course
Altera Quartus II and DE2 manual
Leonardo Spectrum for Altera HDL Synthesis Manual
Altera MegaWizard Plug-In Manager Manual
Run_time_content_editable_memory_tutorial.pdf
VHDL Files: hexto7seg.vhd,
regfile.vhd
HOMEWORK:
Homework 1, assigned 8/26/11, due 9/2/11.
Homework 2, assigned 9/7/11, due 9/14/11.
Homework 4, assigned 10/3/11, due 10/10/11
Homework 5, assigned 10/17/11, due 10/24/11.
Homework 6, assigned 10/24/11, due 10/31/11.
Homework 7, assigned 11/9/11, due 11/14/11.
Homework 8, assigned 11/28/11, due 12/2/11.
LECTURES AND READING ASSIGNMENTS: See webpages of most recent years.
PREVIOUS OFFERINGS BY PROF. V. AGRAWAL:
Spring 2011,
Fall 2010,
Spring 2010,
Fall 2009,
Spring 2009,
Fall 2008,
Spring 2008,
Fall 2007,
Spring 2007,
Fall 2006,
Fall 2005,
Fall 2004