## Chapter outline

Sunday, June 10, 2012 10:38 AM

# **MOSFET Chapter Outline**

- Describe field effects and operation of MOSFETs.
- Understand cutoff, linear and saturation operation regions for given circuit.
- Develop mathematical models for I-V characteristics of MOSFETs.
- Develop concept of load line for MOSFET circuits
- Analyze operation of resistor load inverter
- Describe sources of capacitance in MOSFETs.
- Master dc/dc sweep simulation of MOSFET circuits using spice, including spice model parameter editing and W/L specification

### N-channel (electron channel) MOS Field Effect Transistor

Sunday, June 10, 2012 10:39 AM

	(,			
	U.		G	
	ga	ite		G
	_	M +5	V	S A O
▼	oxîde	0	S of to D	
1	N+			ß
		S	B	
	р	(		
			circuit symbol	
		S and he	,	
	<b>N</b>	Jharen og	arrow points from P	/
	n-channel Mosfet	all	body -> N-channel	
		·		
•	p-substrate			
•	gate and gate oxi	de	,	
•	two N+ regions (r	neaning ND is high	1)	
•	Gate bias can be	used to invert the	surface from p-	
	type to n-type, cr	eating an electror	channel	
	connecting the tw	vo N+		
•	we can thus cont	rol current flowinន្	g between the two	
	N+ using gate bia	S		
Ot	her Symbols of N-	MOSFET:		
	D			
GI				
	15			
	1 5			
			\	)

175 in our fext body not shown

# 2 terminal MOS Capacitor Physical Structure

Meta	tal electrode—"gate" o $v_G$	$T_{OX}$
Oxide		
$\rightarrow$		

*p*-type silicon substrate or "body"

-

(Metal) Gate electrode: low-resistivity metal in early days, and later polycrystalline silicon (N+ or P+ for low resistivity) - now metal again in year 2011

 (Oxide) Silicon dioxide:stable highquality electrical insulator. T<sub>ox</sub> is as thin as 1-2nm in state of the art technologies
 (Semiconductor) Semiconductor substrate or Body: *n*- or *p*-type Si

What happens in an ordinary capacitor if we apply a voltage difference (vertical field)?



# We will induce negative charge - electrons on the negative metal plate in an ordinary capacitor.

If the negative plate is p-type semiconductor instead of metal, at lower voltage, the negative charge is initially made of ionized acceptors (Na), when the capacitor voltage exceeds a threshold, electrons are induced at the surface, we say the surface is inverted (as it was p-type at voltages below threshold, now is n-type at voltages above threshold). In fact, the positive electrode is semiconductor too, say, N+ Si.

# What happens in an N+/oxide/p-Si capacitor if we apply a voltage difference?



(1\_\_\_\_  $-C_{0x}''(V_{G}-V_{TH}) \qquad V_{G} \ge V_{TH}$ AT. VG S VTH  $\sim 0$ 

# Vertical Field Effect in nMOS (p-substrate)



If VG is sufficiently small compared to a threshold, surface is accumulated with holes.

Surface is depleted of electrons and holes

At high enough VG, vertical field is strong enough to induce electrons at the surface of p-body.

Surface is now inverted from p-type to n-type electrically.

# Vertical Field Induced Inversion Charge Density (charge per unit area)



Inversion electron charge density to first order: **QI' = -Cox''(VG - VTN)** VTN: is called **threshold voltage**, the threshold gate voltage level for creating significant amount of inversion charge

the *negative sign* simply indicates the charge is made of inversion electrons

Cox"=eox/Tox is oxide capacitance per unit area e ox=oxide permittivity (F/cm) Tox=oxide thickness (cm)

Equation only applicable when VGS > VTH !!! That is, the number of inversion electrons must be positive!

**Numerical Example:** 

Consider a state-of-the-art 22nm technology MOS capacitor with VT=0.2V, tox=1nm. 1) Find the number of inversion electrons induced per square nm area (nm^2) at Vg = 1.2V.

2) For a 66nm x 22nm area MOS cap in the 22nm CMOS technology above, how many inversion electrons are induced at Vg=1.2V?

 $C_{0\chi} = \frac{\xi_x}{t_{0\chi}}$ 

Qinu = - Cov (Vg-Vy) = - Zor (Ve - V+)

- 1.2V

 $Q_{inu} = -C_{0x}' \left( V_{q} - V_{T} \right) = -\frac{z_{0x}}{t_{0x}} \left( V_{g} - V_{t} \right)$ Nino - Qino N=NINOX 66 nm × 22 nm Solution: oxide permittivity = 3.9 \* epsilion 0 epsilon 0: vacuum permittivity, ε0 = 8.854187817620× 10<sup>-14</sup> F/cm epox\_r = 3.9 # dimensionless ep0 = 8.85e-14 # F/cm  $nm_to_cm = 1e-7$ cm\_to\_nm = 1./nm\_to\_cm epox = epox r \* ep0 tox nm = 1tox cm = tox nm \* nm to cm coxpp = epox / tox\_cm # F / cm^2 vt = 0.2vq = 1.2vgt = vg - vt area nm2 = 66 \* 22 qinvp = coxpp \* vgt # F\*V/cm^2, so C/cm^2 q = 1.6e - 19num\_electrons\_per\_cm2 = qinvp / q num\_electrons\_per\_nm2 = num\_electrons\_per\_cm2 \* (nm\_to\_cm)\*\*2 print 'For tox = %3.1f nm, VT = %3.1f V, %g electrons are induced per nm^2 area at %3.1f V gate voltage' % (tox nm, vt, num electrons per nm2, vg) For tox = 1.0 nm, VT = 0.2 V, 0.215719 electrons areinduced per nm<sup>2</sup> area at 1.2 V gate voltage For an area of 1452.0 nm<sup>2</sup>, 313.224 electrons are induced

q qinvp tox_cm tox_nm vg vgt vgt vt	floa floa floa int floa floa	at at at at at	1.6e-19 3.451500000000003e-06 1e-07 1 1.2 1.0 0.2	5
<ul> <li>area_nm2</li> <li>cm_to_nm</li> <li>coxpp</li> <li>ep0</li> <li>epox_r</li> <li>main</li> <li>nm_to_cm</li> <li>num_electrons</li> <li>num_electrons_per_</li> <li>num_electrons_per_</li> </ul>	_cm2 _nm2	float float float float float float float float float float float	1452.0 1000000.0 3.45150000000003e-06 8.85e-14 3.4515e-13 3.9 <function 0x0377f230="" at="" main=""> 1e-07 313.223625 2157187500000.004 0.2157187500000001</function>	

VTH = 0.5V

Tin

nt

oV

nt

# N-MOS Field Effect Transistor (n-MOSFET)

Substrate is p-type, there are two n+ regions
assume VTN = 0.5V, if we apply 10V at the gate, such that VGS (10V) > VTN, the surface is inverted to n-type

- The two N+ regions are now connected by the <mark>inverted</mark> <mark>n-surface, or channel</mark>

- now let us add 2V to the second N+ region, the first
N+ region is grounded, to which direction should
electrons drift?

f PV

Inc

5

21

+2V

D

10V

E-Sheld

 $\mathcal{N}$ 

VTN=0.5V

oxide

What is direction of electron drift motion?
What is direction of current flow?
Which n+ is source of electron flow?
(left, right)
Which n+ is drain of electron flow?
(left, right)

Electrons drift from lower voltage N+ to higher voltage N+
So the lower voltage N+ region is the Source of electron flow and the higher voltage N+ region is the Drain
of electron flow (exit)

<sup>1</sup> current flows from Drain to Source

14

10V



# In NMOSFET:

Higher Voltage N+ side is (Electrical) Drain

Lower voltage N+ side is (Electrical) Source

Electrical source/drain is determined electrically and can dynamically change from time to time! Current flows from Drain to Source!

# Drain and Source Exercise for n-MOSFET

VI=IV VXIT=VX-VY 1001 5V ? 1001 10 . V 6 11 nt OV nt nt NT ς D 100V Body B VGS=? Body VG5 = ? 5 V Vps - 7 0 Vp5= ? / V

## W and L

Sunday, June 10, 2012 10:55 AM

# A 3-D Picture / Gate Width





- 4 device terminals: Gate(G), Drain(D), Source(S) and Body(B).
- Source and drain regions form pn junctions with substrate.
- vSB, vDS and vGS always positive during normal operation.
- vSB always < vDS and vGS to reverse bias pn junctions</li>

Operation regions and inversion charge along channel

Sunday, June 10, 2012 10:56 AM

# Cutoff Operation Region (VGS < VTN)

Turn-on Region (VGS >= VTN)
Linear Region (VDS < VGT)</li>
Saturation Region (VDS >= VGT)

# Inversion Charge Density Along channel



mosfet Page 14

iayer, it uecreases V(x)=0 at x=0 (s end) from S to D  $V(x) = V_{DS} \quad at \quad x = L \quad (o end) \quad V(X): point for the source of t$ V(X): potential at x with respect to Difference between Net Voltage and threshold voltage determines inversion charge density net voltage must be above threshold to produce inversion charge Inversion charge density at source is: QIs' = -Cox''(VGS - VTN)Inversion charge density at drain is: QID' = -Cox''(VGS - VDS - VTN)Question: at what VDS will the inversion charge at Į. the drain decrease to zero? GS > VTN G PVOS D VDS = VGS - VTN S The linear or triode region of operation is defined as one in which the entire channel region between source and drain **is inverted**. VGT=VGS-VTH  $V_{GS} > V_{TH}$ ,  $O < V_{OS} < V_{GT}$ Again, for a given VGS, at what VDS does the inversion charge density at drain become zero?

Vps < VGS-VTN Drain end inversion charge decreases to "zero" or VGD is just equal to threshold voltage (VTN) VGD = VGS-VDS VGD = VTNSo MOSFET is in linear operation region when 0 < VDS < VGS - VTN or 0 < VDS < VGT  $G \circ v_{GS} > V_{TN}$  $D \circ v_{DS} = v_{GS} - V_{TN}$ Θ 00000  $n^+$ ίΘ Depletion / region B Gate Overdrive VGT: **VGT = VGS - VTN** is called the gate bias overdrive, the amount of overdrive with respect to threshold voltage VTN **MOSFET Operation Regions** /V05= Vas-Vin Vos A ı. (



#### I-V characteristics derivation proper

Sunday, June 10, 2012 11:01 AM

MOSFET I-V Equation Derivation Proper MOSFET IDS Equation derivation Ups n-f X Xtox X=L (D) 5 VDS V(x)0 X=L - (ax (Vas-V(x)-VT) 120 Consider a small segment from Y w -> + x to x + ox Recall definition of current charge inside the bar time for all charges to move out I -W. Qn · OX  $\frac{\Box \chi}{\mathcal{V}_{p}}$ Ξ = W Qu Un

= W Qu Un Qn is electron charge per area VGT= VGS-UT  $\mathcal{Q}'_{\mu}(x) = -\mathcal{Q}''_{\nu}\left(\mathcal{V}_{FS} - \mathcal{V}(x) - \mathcal{V}_{TN}\right)$  $-\mathcal{L}_{x}''(V_{GT}-V(x))$  $\mathcal{V}_n = -\mathcal{M}_n \cdot \mathcal{E} = -\mathcal{M}_n \cdot (-\mathcal{J}_x)$  $I = -WCex Mn \left(V_{\xi T} - V(x)\right) \frac{dU}{dx}$  $-I dX = W Cox' Mn (V_{qT} - V(x)) d V(x)$ VGT = VGS - VTN gate over drive As s define Ips (I from D tos) K (KP)=Mn Co+ So IDS = -I  $\int_{D}^{L} Jps \, dx = W G_{x}'' H_{n} \int_{x=0}^{L} V_{GT} \, dv - \int_{x=0}^{L} V \, dv$ Ips· L = W Cax Mn / VGT (Vbs-0)  $\sqrt{-\frac{1}{2}(\sqrt{5^2-2})}$  $K \stackrel{a}{=} k \stackrel{w}{=} K$ (KP) IDS Vas Sired  $I_{ps} = \frac{W}{L} G_{x}^{\prime\prime} M_{n} \left[ V_{eT} V_{bs} - \frac{i}{2} V_{ps}^{2} \right]$ 

(0.0) VGT Keep in mind this holds only when VGS  $Q_{n}(x) = -G_{x}^{\prime\prime}(V_{GT} - V(x)) < 0$ Vbc or the number of inversion  $G_{n}(x=L) = -G_{n}'(V_{FT} - V_{PS})$ electrons > 0.  $G_{n}(x=L) = -G_{n}'(V_{FT} - V_{PS})$ VGrs -Vps -VTX < 0That is  $V_{GT} - V(x) > 0$   $V_{GT} - V_{DS} > 0$ or V(x) < VGT  $V_{DS} < V_{GT}$ 9 V65 NV(x) フ スニリps X=0 pecall u(x) is highest at += L So as long as Vbs < VGT. This equation holds. That is 0 < Vos < VGT Cinear operation region.

 $v_{GS}$   $v_{GS} > V_{TN}$   $v_{DS} \approx 0$   $i_D$   $i_D$  I. Ips = 0 if VGrs < VTN  $if o < V_{DS} < V_{PSAT} \left( V_{GT} \stackrel{\circ}{=} V_{GS} - V_{T} \right)$   $V_{GT}$   $I_{DS} = K_n \left( V_{GT} - \frac{V_{DS}}{2} \right) V_{DS} \in$  $K_{n} = K_{n}' \cdot \frac{W}{L} \qquad \frac{k_{n}'}{k_{n}} = M_{n} G_{x}''$   $K_{n}' = M_{n} G_{x}''$ If Vps > VoSAT (VGT)  $I_{DS} = \overline{I}_{DSAT} = K_{n} \cdot \frac{V_{GT}^{2}}{2}$ 

#### Id-Vd output curves

2012 9:03 AM G - I = K B O First identify which n't is s and D $S 2 Vos > 0 V_{SB} > 0 K_n = K_n' \frac{W}{L} K_n' = M_n C_{0X}^{1/2}$ Friday, September 28, 2012 9:03 AM If VGS < VTN, IO 20, device is "Off" Clse if  $0 < V_{ps} < V_{qT}$ ,  $I_{p} = K_{n} \cdot \left( V_{qT} \cdot V_{ps} - \frac{V_{ps}^{2}}{2} \right)$  Linear if  $V_{0S} \ge V_{GT}$ ,  $\overline{J_0} = K_n \cdot \frac{V_{GT}}{2}$  Saturation



Note where the drain current saturates with Vds - it occurs at Vds = Vgt (Vgs - Vt)

In our text, Vt for NMOS is written as Vtn.

I'd like you to remember some critically important biasing conditions at which Ids = 0:

- Vds=0 independent of Vgs
- Vgs < Vt independent of Vds

#### Determining NMOS current

Sunday, June 10, 2012 11:04 AM

Determining N-MOSFET Current
First figure out S. D. G. B
Figure out VGS VDS VTN
Calculate gate everdrive VCT-VCS VTN
the second
if vG1 < 0, device is in cutoff (or off), IDS =
0
If VGT >0, device is on. Vdsat = VGT
If Vds < Vdsat, Ids follows Ids = Kn *
(VGT - Vds/2) * Vds,
If Vds > Vdsat, Ids saturates at
constant value Idsat,
independent of vDS.
Idsat is simply Ids at Vds=Vdsat,
$Idsat = kn * Vgt^2 / 2$
Summary:
D
G-IESB (D) First identify which nt is 5 and D
$\frac{15}{2}$
C = V U S = C = V S = V = K = M C S X

mosfet Page 24



### Experimental I-V

Sunday, June 10, 2012 12:05 PM

## **Real MOSFET I-V Characteristics**

We will make this measurement in our lab with two OPAMP's and a shunt resistor for converting current to voltage



Ids 13.762 m

Channel DC resistance 672.16<sup>2</sup> Ohm

କ୍ର 0.006 ·

0.005

0.004

0.003

Shunt Resistance

10 Ohm

0.004	<b>u</b>	hannel DC resistance	
0.003-		0/2.10 <sup>2</sup> Ohm	
0.002-	3	[volts] & LA a.a.	
0.001-		A IY I TY	
0	••••••••••••••••••••••••••••••••••••••	[amps]	
-0.001-			
Vds	[volts]		

# Circuit used:

14	
TIONAL TRUMENTS TYDAQ	
er Sapply BC-to-OC Converter \$ V npet/Output pot0	Class -
eg input	

I MADE INC.

## Spice simulation and numerical example of I-V

Monday, March 12, 2012 4:42 PM



	IC -> IXP
+ LEVEL= 1	V / - (
+ VTO= 1	
+ KP= 25e-6 25 M	A/V2 25 X10 A/V2
+ GAMMA= 0.0	
+ PHI= 0.6	
+ LAMBDA= 0.0	
+ RS= 0.0	
+ RD= 0.0	
+ CBD= 0.0	
+ CBS= 0.0	
+ IS= 1.0e-14	
+ PB= 0.8	
+ CGSO= 0.0	
+ CGDO= 0.0	
+ CGBO= 0.0	
+ RSH= 0.0	
+ CJ= 0.0	
+ MJ= 0.5	
+ CJSW= 0.0	
+ MJSW= 0.5	
+ JS= 0.0	
+ TOX= 1.0e-7	
+ NSS= 0.0	
+ TPG= 1.0	
+ LD= 0.0	
+ UO= 600.0	
+ KF= 0.0	
+ AF= 1.0	
+ FC= 0.5	

	+ TNOM= 27
	+)
	Multisim Simulation of MOSFET Circuits
	.MODEL IDEAL_4TENTRANSISTORS_VIRTUAL11
	NMOS
	+ ( +   F\/F  - 1
$\bigcap$	+ UVUL = 1
	+ KP= 25e-6
	Note:
	the letter "D" in KD deep NOT stend for "n
	the letter "P" in KP does NOT stand for "p-
	The "P" stands for "Pri",
	KP is the k' parameter in our equation,
	Its physical meaning is mu * Cox"
	M lox
	Its unit is A/V^2.
	Use virtual 4 terminal iviviUS you can edit model name

(rename) so that you can have different transistor models in one simulation.

VTO is threshold voltage at zero VSB. Its unit is Volt.

VT depends on substrate bias VSB also, which we will address later.

# Simulate NMOS in Multisim



double click transistor, specify W, L values, name g, d nodes as we did for bipolar transistor



Edit View Place MCU Simulate Transfer Iools Reports Op	ions <u>W</u> indow <u>H</u> elp		ax		
□☞☞╗좋잖҂ ᠉ ▤◕़੍੨ੑੑੑ ੭ᅖங⊞ੳ;▦₭ы	MOSFET Virtual	>1 C	X		
+ ··· + 长 \$P\$ \$P\$ \$P\$ \$P\$ \$P\$ \$P\$ \$P\$ \$P\$ \$P\$ \$	E +E () Label Display Value Fault Pir	s User fields			
······································	Channel length:	2	um		
d	Channel width:	5	um 🚔		
it Model	Drain diffusion area:	0	psq.m		
	Source diffusion area:	0	psq.m		
.MODEL IDEAL_41EN_1 KANSISTOKS_VIKTUAL_1_1 NMUS	Drain junction perimeter:	0	um 🚖		
+ + EVEL= 1 	Source junction perimeter:	0	um		
+ GAMMA= 0.0	Equivalent drain diffusion area:	1	Square(s)		
+ LAMBDA= 0.0	Equivalent source diffusion area:	1	Square(s)		
+ RS = 0.0 + RD = 0.0 + CBD = 0.0	Number of parallel transistors:	1			
+ CBS= 0.0	-		Edit model		
$\smile$					
	Replace OK	Cancel	Info Help		
A Original model has been changed					
Change part model Change all models Reset to default Cancel			•		

# NMOS Ids-Vds (output) Characteristics

**Example:** simulate Ids-Vds output curves (varying Vgs) for the above transistor in multisim. Can you identify linear and saturation regions on each curve?





Ids-Vds curves for different Vgs If VGT < 0, device is in cutoff (or off), IDS = 0 If VGT >0, device is on. Vdsat = VGT If Vds < Vdsat, Ids = Kn \* (VGT - Vds/2) \* Vds, Ids saturates at constant value Idsat, when Vds>Vdsat Analog amplification is mostly done in Saturation region

**Example:** compare the simulation above with hand calculation for **Vdsat and Idsat at Vgs=5V**.

\_ O X mmos\_id\_vd - Multisim - (nmos\_id\_vd) \_|&|X| Eile Edit View Place MCU Simulate Transfer Tools Reports Options Window Help X .... 다 🔊 📽 🖫 플 다. 보 🎽 📓 역, 약, 역, 약, 위 팬 듐 📰 왕 🗐 % 🕢 - 111 🤯 MOSFET Virtual Label Display Value Fault Pins User fields 9E 80 mm 31 [== 2.Mm um (97.55) (5.15) Channel length: um Channel width: -W=5um Edit Model X psq.m Drain diffusion area: Source diffusion area: psq.m \* .MODEL IDEAL\_4TEN\_\_TRANSISTORS\_VIRTUAL\_1\_1 NMOS Drain junction perimeter: um + ( + I EVEI = 1 • III um Source junction perimeter + KP= 1 + KP= 25e-6 + GAMMA= 0.0 + PHI= 0.6 + LAMBDA= 0.0 Square(s) Square(s) nt source diffusion area: + RS= 0.0 + RD= 0.0 + CBD= 0.0 + CBS= 0.0 Edit model OK Cancel Info Help Replace Original model has been changed . Change part model Change all models Reset to default Cancel  $V_{GT} = V_{GS} - V_{T} = 5 - |v = 4V$ Vasat = VAT  $V_T = |V|$ L-ZMM  $K' = 25 \times 10^{-6} \frac{A}{V^2}$ W = 5MM=25 MA/V2  $I_{DSat} = K_n \cdot \frac{V_{GT}^2}{2} = K_n \frac{W}{L} \frac{V_{oT}}{2}$ VDS Z VDSAT T \_ T . / . / . /

VDSAT = VGT = VGS - VTX IDS = IDSAT VOSAT = VGS-V- $I = \frac{k}{2} \cdot \sqrt{4}$ = 5V - 1V= H. W. VGT = 41  $= \frac{1}{2} \times 25 \times 10^{-6} \frac{1}{V^2} \cdot \frac{5}{2} \cdot \frac{5}{2} \cdot \frac{1}{V^2} \cdot \frac{5}{2} \cdot \frac{1}{V^$  $X (4V)^{\sim}$ = 500 MA

# N-MOS Ids-Vgs (transfer) Characteristics

**Example**: simulate Ids-Vgs curves for various Vds for the above MOSFET. Can you identify the saturation and linear regions on each curve?





Past pinchoff, further increases in lateral electric field are absorbed by

the creation of a narrow high field region with low carrier density

(Jn=qnµnE, so if n is small E is large)



## **Channel-Length Modulation**

As vDS increases above vDSAT, length of depleted channel beyond pinch-off point, DL, increases to support additional voltage and actual L decreases. This "pinched-off" region is high impedance, and a small distance can support a large amount of voltage iD increases slightly with vDS instead of being constant due to reduction of effective electrical channel length (distance overwhich inversion is high)



 $i_{D} = \frac{K_{n}}{2} \frac{W}{L} \left( v_{GS} - V_{TN} \right)^{2} \left( 1 + \lambda v_{DS} \right)$ 



 $KP : R_{n}$   $W : L : VTO : V_{TN} for V_{BS} = 0,$ 

Depletion-Mode MOSFET (VTN<0) NMOS transistors with Ion implantation process used to form a built-in n-type channel in device to connect source and drain by a resistive channel

Non-zero drain current for vGS=0, negative vGS required to turn device off.





 $V_{TO} = 1 \text{ V}$  $\mu_n$  or  $\mu_p = 600 \text{ cm}^2/\text{V.s}$  $2\Phi_F = 0.6 \text{ V}$  $C_{GDO} = C_{GSO} = C_{GBO} = C_{JSW} = 0$  $T_{ox} = 100 \text{ nm}$ 

## Transconductance (dlds/dVgs)

Monday, March 12, 2012 4:56 PM

## Transconductance of a MOS Device

Transconductance relates the change in drain current to a change in gate-source voltage

 $g_m = \frac{di_D}{dv_{GSO-pt}}$ 

Taking the derivative of the expression for the drain current in saturation region,

 $g_m = K_n \frac{W}{L} (V_{GS} - V_{TN}) = \frac{2I_D}{V_{GS} - V_{TN}}$ 

## Homework on MOSFET, due Wed, Feb 27 class

Monday, March 12, 2012 5:48 PM

## 1. 4.25 (a)

2. For a MOSFET with the following process parameters
VTO=0.5V, KP=25uA/V^2, W=4um, L=2um.
(a) Using Multisim, simulate IDS versus VDS curves for
VGS=0 to 5V in 0.5V step.
Identify the (Vdsat, Idsat) point on each curve with a marker (you can do this by hand on printed plots). VDS range is from 0 to 5V.

Hint: Use the 4 terminal virtual NMOSFET

(b) Calculate by hand the Vdsat and Idsat for VGS=2.5V, compare result with simulation from (a).