

VHDL: Modeling RAM and Register Files


Textbook Chapters: 6.6.1, 8.7, 8.8, 9.5.2, 11.2

Memory Synthesis

- ▶ **Approaches:**
 - ▶ Random logic using flip-flops or latches
 - ▶ Register files in datapaths
 - ▶ RAM standard components
 - ▶ RAM compilers
- ▶ **Computer “register files” are often just multi-port RAMs**
 - ▶ ARM CPU: 32-bit registers R0-R15 => 16 x 32 RAM
 - ▶ MIPS CPU: 32-bit registers R0-R31 => 32 x 32 RAM
- ▶ **Communications systems often use dual-port RAMs as transmit/receive buffers**
 - ▶ FIFO (first-in, first-out RAM)



Basic memory/register array




-- $2^N \times K$ -bit memory VHDL structure

```
signal MemArray: array (0 to 2**N - 1) of std_logic_vector(K-1 downto 0);
```

-- ARM register file is 16 32-bit registers

```
signal ARMregisterFile: array (0 to 15) of std_logic_vector(31 downto 0);
```

Example: 4 x n-bit register file



Technology-independent RAM Models


-- N x K RAM is 2-dimensional array of N K-bit words

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.std_numeric_std.all;
```

entity RAM is

```
    generic (K: integer:=8;           -- number of bits per word  
            A: integer:=8);         -- number of address bits; N = 2^A  
    port (  
        WR:    in std_logic;         -- active high write enable  
        ADDR: in std_logic_vector (W-1 downto 0); -- RAM address  
        DIN:   in std_logic_vector (K-1 downto 0); -- write data  
        DOUT: out std_logic_vector (K-1 downto 0)); -- read data
```

end entity RAM;



RAM Models in VHDL

architecture RAMBEHAVIOR of RAM is

```
    subtype WORD is std_logic_vector ( K-1 downto 0); -- define size of WORD
    type MEMORY is array (0 to 2**A-1) of WORD; -- define size of MEMORY
    signal RAM256: MEMORY; -- RAM256 as signal of type MEMORY
```

begin

```
    process (WR, DIN, ADDR)
```

```
        variable RAM_ADDR_IN: natural range 0 to 2**W-1; -- translate address to integer
```

```
    begin
```

```
        RAM_ADDR_IN := to_integer(UNSIGNED(ADDR)); -- convert address to integer
```

```
        if (WR='1') then -- write operation to RAM
```

```
            RAM256 (RAM_ADDR_IN) <= DIN ;
```

```
        end if;
```

```
        DOUT <= RAM256 (RAM_ADDR_IN); -- continuous read operation
```

```
    end process;
```

```
end architecture RAMBEHAVIOR;
```

Multi-port RAM (two parallel outputs):

```
    DOUT1 <= RAM256(to_integer(UNSIGNED(ADDR1)));
```

```
    DOUT2 <= RAM256(to_integer(UNSIGNED(ADDR2)));
```



Initialize RAM at start of simulation

```
process (WR, DIN, ADDR)
  variable RAM_ADDR_IN: natural range 0 to 2**W-1; -- to translate address to integer
  variable STARTUP: boolean := true;                -- temp variable for initialization
begin

  if (STARTUP = true) then -- for initialization of RAM during start of simulation
    RAM256 <= (0 => "00000101",      -- initializes first 4 locations in RAM
              1 => "00110100",      -- to specific values
              2 => "00000110",      -- all other locations in RAM are
              3 => "00011000",      -- initialized to all 0s
              others => "00000000");
    DOUT <= "XXXXXXXXX"; -- force undefined logic values on RAM output
    STARTUP := false; -- now this portion of process will only execute once
  else
    -- "Normal" RAM operations
```



RAM with bidirectional data bus

FIGURE 8-14: Block Diagram of Static RAM




TABLE 8-7: Truth Table for Static RAM

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Mode	I/O pins
H	X	X	not selected	high-Z
L	H	H	output disabled	high-Z
L	L	H	read	data out
L	X	L	write	data in


FIGURE 8-15: Simple Memory Model

```
-- Simple memory model
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity RAM6116 is
  port(Cs_b, We_b, Oe_b: in std_logic;
        Address: in unsigned(7 downto 0);
        IO: inout unsigned(7 downto 0));
end RAM6116;
```

```
architecture simple_ram of RAM6116 is
  type RAMtype is array(0 to 255) of unsigned(7 downto 0);
  signal RAM1: RAMtype := (others => (others => '0'));
  -- Initialize all bits to '0'
```


```
begin
  IO <= "ZZZZZZZZ" when Cs_b = '1' or We_b = '0' or Oe_b = '1'
  else RAM1(to_integer(Address)); -- read from RAM
  process(We_b, Cs_b)
  begin
    if Cs_b = '0' and rising_edge(We_b) then -- rising-edge of We_b
      RAM1(to_integer(Address'delayed)) <= IO; -- write
    end if;
  end process;
end simple_ram;
```



Disable output drivers

Synthesizing RAM

- ▶ Previous model synthesizes to 1736 Spartan 3 LUTs (16 bits per LUT), but could easily fit into a single “block RAM”



Spartan 3 block RAM
= 18K bits


Can instantiate Xilinx
block RAM model

Single-port distributed RAM

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity rams_04 is
    port (
        clk : in std_logic;
        we : in std_logic;
        a : in std_logic_vector(5 downto 0);
        di : in std_logic_vector(15 downto 0);
        do : out std_logic_vector(15 downto 0));
end rams_04;
```

```
architecture syn of rams_04 is
    type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
    signal RAM : ram_type;
begin
    process (clk)
    begin
        if (clk'event and clk = '1') then
            if (we = '1') then
                RAM(conv_integer(a)) <= di;
            end if;
        end if;
    end process;
    do <= RAM(conv_integer(a));
end syn;
```



From Xilinx "Synthesis and Simulation Design Guide"

FIGURE 6-18: Behavioral VHDL Code That Typically Infers LUT-Based Memory

```
Library IEEE;
use IEEE.numeric_bit.all;

entity Memory is
  port(Address: in unsigned(6 downto 0);
        CLK, MemWrite: in bit;
        Data_In: in unsigned(31 downto 0);
        Data_Out: out unsigned(31 downto 0));
end Memory;

architecture Behavioral of Memory is
  type RAM is array (0 to 127) of unsigned(31 downto 0);
  signal DataMEM: RAM; -- no initial values
begin
  process(CLK)
  begin
    if CLK'event and CLK = '1' then
      if MemWrite = '1' then
        DataMEM(to_integer(Address)) <= Data_In; -- Synchronous Write
      end if;
    end if;
  end process;


  Data_Out <= DataMEM(to_integer(Address)); -- Asynchronous Read
end Behavioral;
```

Block RAM inferred

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity rams_01 is
  port (
    clk : in std_logic;
    we : in std_logic;
    en : in std_logic;
    addr : in std_logic_vector(5 downto 0);
    di : in std_logic_vector(15 downto 0);
    do : out std_logic_vector(15 downto 0));
end rams_01;
```

```
architecture syn of rams_01 is
  type ram_type is array (63 downto 0) of std_logic_vector (15 downto 0);
  signal RAM: ram_type;
begin
  process (clk)
  begin
    if clk'event and clk = '1' then
      if en = '1' then
        if we = '1' then
          RAM(conv_integer(addr)) <= di;
        end if;
        do <= RAM(conv_integer(addr)); -- read-first operation
      end if;
    end if;
  end process;
end syn;
```



From Xilinx "Synthesis and Simulation Design Guide"



FIGURE 6-19: Behavioral VHDL Code That Typically Infers Dedicated Memory

```
Library IEEE;
use IEEE.numeric_bit.all;

entity Memory is
  port(Address: in unsigned(6 downto 0);
        CLK, MemWrite: in bit;
        Data_In: in unsigned(31 downto 0);
        Data_Out: out unsigned(31 downto 0));
end Memory;

architecture Behavioral of Memory is
  type RAM is array (0 to 127) of unsigned(31 downto 0);
  signal DataMEM: RAM; -- no initial values
begin
  process(CLK)
  begin
    if CLK'event and CLK = '1' then
      if MemWrite = '1' then
        DataMEM(to_integer(Address)) <= Data_In; -- Synchronous Write
      end if;
      Data_Out <= DataMEM(to_integer(Address)); -- Synchronous Read
    end if;
  end process;
end Behavioral;
```

