[706] J. A. Waicukauski, E. Lindbloom, E. B. Eichelberger, and O. P. Forlenza, "WRP: A Method for Generating Weighted Random Test Patterns," *IBM Journal of Research and Development*, vol. 33, no. 2, pp. 149–161, Mar. 1989.

[707] J. A. Waicukauski, E. Lindbloom, B. K. Rosen, and V. S. Iyengar, "Transition Fault Simulation," *IEEE Design & Test of Computers*, vol. 4, no. 2, pp. 32–38, Apr. 1987.

[708] J. A. Waicukauski, P. A. Shupe, D. J. Giramma, and A. Matin, "ATPG for Ultra-Large Structured Designs," in *Proc. of the International Test Conf.*, Sept. 1990, pp. 44–51.

[709] A. Wald, *Sequential Analysis*. New York: Dover Publications, Inc., 1973.

[710] D. M. H. Walker, *Yield Simulation for Integrated Circuits*. Boston: Kluwer Academic Publishers, 1987.

[711] H. Walker and S. Director, "VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits," *IEEE Trans. on Computer-Aided Design*, vol. CAD-5, no. 4, pp. 463–466, Oct. 1986.

[712] K. M. Wallquist, A. W. Righter, and C. F. Hawkins, "Implementation of a Voltage Decay Method for I_{DDQ} Measurement on the HP 82000," June 1992. Hewlett-Packard User Group Meeting.

[713] L.-C. Wang and M. S. Abadir, "Test Generation Based on High-Level Assertion Specification for PowerPC^{TM} Microprocessor Embedded Arrays," *Journal of Electronic Testing: Theory and Applications*, vol. 13, pp. 121–135, Oct. 1998.

[714] F. M. Wanlass and C. T. Sah, "Nanowatt Logic Using Field-Effect Metal-Oxide Semiconductor Triodes," in *Proc. of the Solid State Circuits Conf.*, Feb. 1963, pp. 32–33.

[715] R. C. Weast, editor, *Handbook of Chemistry and Physics*. Cleveland, OH: Chemical Rubber Co., 49th edition, 1968-69.

[716] E. Wehrhahn, "Hierarchical Circuit Analysis," in *Proc. of the International Symp. on Circuits and Systems*, May 1989, pp. 701–704.

[717] R. S. Wei and A. Sangiovanni-Vincentelli, "PROTEUS: A Logic Verification System for Combinational Circuits," in *Proc. of the International Test Conf.*, Oct. 1986, pp. 350–359.

[718] N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design: A Systems Perspective*. Reading, Massachusetts: Addison-Wesley, second edition, 1993.

[719] L. Whetsel, "Proposal to Simplify Development of a Mixed-Signal Test Standard," in *Proc. of the International Test Conf.*, Oct. 1996, pp. 400–409.

[720] M. V. Wilkes, *A Short Introduction to Numerical Analysis*. London, UK: Cambridge University Press, 1966.

[721] B. R. Wilkins, *Testing Digital Circuits, An Introduction*. Berkshire, UK: Van Nostrand Reinhold, 1986.

[722] M. J. Y. Williams and J. B. Angell, "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic," *IEEE Trans. on Computers*, vol. C-22, no. 1, pp. 46–60, jan 1973.

[723] T. W. Williams, "Test Length in Self-Testing Environment," *IEEE Design & Test of Computers*, vol. 2, pp. 59–63, Apr. 1985.

[724] T. W. Williams, editor, *VLSI Testing*. Amsterdam, The Netherlands: North-Holland, 1986.

[725] T. W. Williams and N. C. Brown, "Defect Level as a Function of Fault Coverage," *IEEE Trans. on Computers*, vol. C-30, no. 12, pp. 987–988, Dec. 1981.